

# EE 330


## Lecture 10

### **IC Fabrication Technology**

- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect, and Metallization

Exam 1	Friday Sept 23	
Exam 2	Friday Oct 21	
Exam 3	Friday Nov 13	
Final	Tuesday Dec 13	12:00 – 2:00 p.m.

# Crystal Preparation



Some predict newer FABs to be at 450mm (18in) by 2020 but appears to be uncertain whether it will ever happen

Lightly-doped silicon  
Excellent crystalline structure

Review from Last Time

# Masking



Mask Features

# Photolithographic Process

- Photoresist
    - Viscous Liquid
    - Uniform Application Critical (spinner)
    - Baked to harden
    - Approx 1 $\mu$  thick
    - Non-Selective
    - Types
      - Negative – unexposed material removed when developed
      - Positive-exposed material removed when developed
      - Thickness about 450nm in 90nm process (ITRS 2007 Litho)
  - Exposure
    - Projection through reticle with stepper (scanners becoming popular)
    - Alignment is critical !!
    - E-Beam Exposures
      - Eliminate need for reticle
      - Capacity very small
- Stepper: Optics fixed, wafer steps in fixed increments  
Scanner: Wafer steps in fixed increments and during exposure both optics and wafer are moved to increase effective reticle size

# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect and Metalization

# Deposition

- Application of something to the surface of the silicon wafer or substrate
  - Layers 15A to 20u thick
- Methods
  - Physical Vapor Deposition (nonselective)
    - Evaporation/Condensation
    - Sputtering (better host integrity)
  - Chemical Vapor Deposition (nonselective)
    - Reaction of 2 or more gases with solid precipitate
    - Reduction by heating creates solid precipitate (pyrolytic)
  - Screening (selective)
    - For thick films
    - Low Tech, not widely used today

# Deposition


## Example: Chemical Vapor Deposition

Silane ( $\text{SiH}_4$ ) is a gas (toxic and spontaneously combustible in air) at room temperature but breaks down into Si and  $\text{H}_2$  above  $400^\circ\text{C}$  so can be used to deposit Si.





# IC Fabrication Technology


- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
-  • Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Contacts, Interconnect and Metalization
- Planarization

# Ion Implantation

Application of impurities into the surface of the silicon wafer or substrate


- Individual atoms are first ionized (so they can be accelerated)
- Impinge on the surface and burry themselves into the upper layers
- Often very shallow but with high enough energy can go modestly deep
- Causes damage to target on impact
- Annealing heals most of the damage
- Very precise control of impurity numbers is possible
- Very high energy required
- High-end implanters considered key technology for national security

# Ion Implantation Process




From: [https://en.wikipedia.org/wiki/Ion\\_implantation](https://en.wikipedia.org/wiki/Ion_implantation)

# Ion Implanter



From <http://www.casetechnology.com/implanter>

# IC Fabrication Technology


- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
-  Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Contacts, Interconnect and Metalization
- Planarization

# Etching

## Selective Removal of Unwanted Materials

- Wet Etch
  - Inexpensive but under-cutting a problem
- Dry Etch
  - Often termed ion etch or plasma etch


# Etching



## Desired Physical Features

**Note:** Vertical Dimensions in silicon generally orders of magnitude smaller than lateral dimensions so different vertical and lateral scales will be used in this discussion. Vertical dimensions of photoresist which is applied on top of wafer is about  $\frac{1}{2}$  order of magnitude larger than lateral dimensions

# Etching



## Desired Physical Features


**Dry Etch can provide very well-defined and nearly vertical edges (relative to photoresist patterning)**



# Etching (limited by photolithographic process)

$\text{SiO}_2$


Dry etch (anisotropic) Photoresist



p-Silicon

Dry etch (anisotropic)

Consider neg photoresist (unexposed removed)




Over Exposed

Correctly Developed

Over Developed

Under Developed





Under Exposed



Correctly Developed

Over Developed

Under Developed




# Lateral Relative to Vertical Dimensions




**Still Not to Scale**

**For Example, the wafer thickness is around 250 $\mu$  and the gate oxide is around 50 $\text{\AA}$  (5E-3 $\mu$ ) and diffusion depths are around  $\lambda/5$**

# Etching



# Etching



# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect and Metalization

# Diffusion

- Controlled Migration of Impurities
  - Time and Temperature Dependent
  - Both vertical and lateral diffusion occurs
  - Crystal orientation affects diffusion rates in lateral and vertical dimensions
  - Materials Dependent
  - Subsequent Movement
  - Electrical Properties Highly Dependent upon Number and Distribution of Impurities
  - Diffusion at 800°C to 1200°C
- Source of Impurities
  - Deposition
  - Ion Implantation
    - Depth depending on ion speed/energy
    - More accurate control of doping levels
    - Fractures silicon crystalline structure during implant
    - Annealing occurs during diffusion
- Types of Impurities
  - n-type Arsenic, Antimony, Phosphorous
  - p-type Gallium, Aluminum, Boron

# Diffusion

Source of Impurities Deposited on Silicon Surface




Before Diffusion



After Diffusion

# Diffusion

Source of Impurities Implanted in Silicon Surface



**p<sup>-</sup> Silicon**

Before Diffusion


**p<sup>-</sup> Silicon**

After Diffusion






# Diffusion




# Diffusion



300mm wafers loading in diffusion furnace

# Diffusion



Temperature for diffusion of impurities in silicon: 900°C to 1100°C

Time, temperature, uniformity, and time-temperature profile strongly effect properties of semiconductor devices

Melting point of Silicon: 1420°C (Poly around 1414°C)

Melting point of SiO<sub>2</sub>: 1710°C

Melting point of Aluminum: 660°C

Melting point of Copper: 1085°C

Melting point of Quartz: 1670°C

Very approximately: diffusion rate targeted at 1um/hour

Very approximately: diffusion depths from 0.5um to 30um

Diffusion rate extremely low (but not 0) at normal operating temperatures

# IC Fabrication Technology


- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect and Metalization

# Oxidation

- $\text{SiO}_2$  is widely used as an insulator
  - Excellent insulator properties
- Used for gate dielectric
  - Gate oxide layers very thin
- Used to separate devices by raising threshold voltage
  - termed field oxide
  - field oxide layers very thick
- Methods of Oxidation
  - Thermal Growth (LOCOS)
    - Consumes host silicon
    - x units of  $\text{SiO}_2$  consumes .47x units of Si
    - Undercutting of photoresist
    - Compromises planar surface for thick layers
    - Excellent quality
  - Chemical Vapor Deposition
    - Needed to put  $\text{SiO}_2$  on materials other than Si

# Oxidation

Thin layer of Silicon Nitride is deposited (serves as oxidation barrier)




**Thermally Grown SiO<sub>2</sub> (LOCOS) - desired growth**

# Oxidation


Silicon Nitride Patterned with Photoresist

**Photoresist**



**Thermally Grown  $\text{SiO}_2$  - desired growth**

# Oxidation




**Thermally Grown  $\text{SiO}_2$  - desired growth**



# Oxidation

Bird's Beaking




Thermally Grown SiO<sub>2</sub> - actual growth

# Oxidation


After removal of  $\text{Si}_3\text{N}_4$

**Nonplanar  
Surface**




**Thermally Grown  $\text{SiO}_2$  - actual growth**

# Oxidation




**Shallow Trench Isolation (STI)**

# Oxidation



**Shallow Trench Isolation (STI)**

# Oxidation




**Shallow Trench Isolation (STI)**

# Oxidation

Planarity Improved

Planarization Target




**Shallow Trench Isolation (STI)**

# Oxidation

After Planarization

**CVD SiO<sub>2</sub>**



**Shallow Trench Isolation (STI)**

# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Etching
- Diffusion
- Ion Implantation
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect and Metalization



# Epitaxy

- Single Crystalline Extension of Substrate Crystal
  - Commonly used in bipolar processes
  - CVD techniques
  - Impurities often added during growth
  - Grows slowly to allow alignment with substrate

# Epitaxy

Epitaxial Layer



p-Silicon

epi can be uniformly doped or graded

Original Silicon Surface

**Question: Why can't a diffusion be used to create the same effect as an epi layer ?**


# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
-  Polysilicon
- Planarization
- Contacts, Interconnect and Metalization

# Polysilicon

- Elemental contents identical to that of single crystalline silicon
  - Electrical properties much different
  - If doped heavily makes good conductor
  - If doped moderately makes good resistor
  - Widely used for gates of MOS devices
  - Widely used to form resistors
  - Grows fast over non-crystalline surface
  - Patterned with Photoresist/Etch process
  - Silicide often used in regions where resistance must be small
    - Refractory metal used to form silicide
    - Designer must indicate where silicide is applied (or blocked)

# Polysilicon



Polysilicon



Single-Crystalline Silicon

# Silicon Wafers and Solar Panels Made from Polysilicon

## Where does the silicon come from?

In 2013:


Largest polysilicon producers in 2013 (market-share in %)			
GCL-Poly Energy	China	65,000 tons	22%
Wacker Chemie	Germany	52,000 tons	17%
OCI	South Korea	42,000 tons	14%
Hemlock Semiconductor	USA	36,000 tons	12%
REC	Norway	21,500 tons	7%

*Source:* Market Realist cites World production capacity at 300,000 tons in 2013.<sup>[2]</sup>  
BNEF estimated actual production for 2013 at 227,000 tons<sup>[1]</sup>

In 2020:

## Major countries in silicon production worldwide in 2020

*(in 1,000 metric tons)*



In 2020:

The top 10 polysilicon manufacturers for 2020 include:

1. Tongwei (China)
2. Wacker (Germany/United States)
3. Daqo New Energy (China)
4. GCL-Poly (China)
5. Xinte Energy (China)
6. Xingjiang East Hope New Energy (China)
7. OCI (South Korea/Malaysia)
8. Asia Silicon (China)
9. Hemlock (United States)
10. Inner Mongolia Dongli Photovoltaic Electronics (China)

Top 4 projected to be from China by 2022





# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect and Metalization

# Planarization

- Planarization used to keep surface planar during subsequent processing steps
  - Important for creating good quality layers in subsequent processing steps
  - Mechanically planarized






# IC Fabrication Technology

- Crystal Preparation
- Masking
- Photolithographic Process
- Deposition
- Ion Implantation
- Etching
- Diffusion
- Oxidation
- Epitaxy
- Polysilicon
- Planarization
- Contacts, Interconnect and Metalization

# Contacts, Interconnect and Metalization

- Contacts usually of a fixed size
  - All etches reach bottom at about the same time
  - Multiple contacts widely used
  - Contacts not allowed to Poly on thin oxide in most processes
  - Dog-bone often needed for minimum-length devices

# Contacts





**Unacceptable Contact**

**Acceptable Contact**


**Vulnerable to pin holes**  
(usually all contacts are same size)

# Contacts




**Acceptable Contact**

# Contacts




**Design Rule Violation**




**"Dog Bone" Contact**


# Contacts



Common  
Circuit  
Connection



Standard Interconnection



Buried Contact

Can save area but not  
allowed in many processes



# Metalization

- Aluminum widely used for interconnect
- Copper often replacing aluminum in recent processes
- Must not exceed maximum current density
  - around 1ma/u for aluminum and copper
- Ohmic Drop must be managed
- Parasitic Capacitances must be managed
- Interconnects from high to low level metals require connections to each level of metal
- Stacked vias permissible in some processes

# Metalization

## Aluminum

- Aluminum is usually deposited uniformly over entire surface and etched to remove unwanted aluminum
- Mask is used to define area in photoresist where aluminum is to be removed


## Copper

- Plasma etches not effective at removing copper because of absence of volatile copper compounds
- Barrier metal layers needed to isolate silicon from migration of copper atoms
- Damascene or Dual-Damascene processes used to pattern copper

# Patterning of Aluminum

Contact Opening  
from Mask

Photoresist



# Patterning of Aluminum

Contact Opening  
after  $\text{SiO}_2$  etch

Photoresist



# Patterning of Aluminum


Contact Opening  
after  $\text{SiO}_2$  etch

Photoresist




# Patterning of Aluminum

Metal Applied to Entire Surface




# Patterning of Aluminum

Photoresist Patterned  
with Metal Mask



# Patterning of Aluminum

Aluminum After Metal Etch  
(photoresist still showing)





# Copper Interconnects

## Limitations of Aluminum Interconnects

- Electromigration
- Conductivity not real high

## Relevant Key Properties of Copper

- Reduced electromigration problems at given current level
- Better conductivity

## Challenges of Copper Interconnects

- Absence of volatile copper compounds (does not etch)
- Copper diffuses into surrounding materials (barrier metal required)

Material	$\rho$ ( $\Omega\cdot\text{m}$ ) at 20 °C	$\sigma$ (S/m) at 20 °C	Temperature coefficient ( $\text{K}^{-1}$ )
Carbon (graphene)	$1.00 \times 10^{-8}$	$1.00 \times 10^8$	-0.0002
Silver	$1.59 \times 10^{-8}$	$6.30 \times 10^7$	0.0038
Copper	$1.68 \times 10^{-8}$	$5.96 \times 10^7$	0.003862
Annealed copper <sup>[note 2]</sup>	$1.72 \times 10^{-8}$	$5.80 \times 10^7$	0.00393
Gold <sup>[note 3]</sup>	$2.44 \times 10^{-8}$	$4.10 \times 10^7$	0.0034
Aluminium <sup>[note 4]</sup>	$2.82 \times 10^{-8}$	$3.50 \times 10^7$	0.0039
Calcium	$3.36 \times 10^{-8}$	$2.98 \times 10^7$	0.0041
Tungsten	$5.60 \times 10^{-8}$	$1.79 \times 10^7$	0.0045
Zinc	$5.90 \times 10^{-8}$	$1.69 \times 10^7$	0.0037
Nickel	$6.99 \times 10^{-8}$	$1.43 \times 10^7$	0.006
Lithium	$9.28 \times 10^{-8}$	$1.08 \times 10^7$	0.006
Iron	$9.71 \times 10^{-8}$	$1.00 \times 10^7$	0.005
Platinum	$1.06 \times 10^{-7}$	$9.43 \times 10^6$	0.00392
Tin	$1.09 \times 10^{-7}$	$9.17 \times 10^6$	0.0045
Carbon steel (1010)	$1.43 \times 10^{-7}$	$6.99 \times 10^6$	

Source:  
Sept 13, 2017



WIKIPEDIA  
The Free Encyclopedia

Main page  
Contents

Article Talk Read Edit View

Wiki Loves Monuments: The world's largest photography contest. Photograph a historic site, learn more about our task!

Electrical resistivity and conductivity

Lead	$2.20 \times 10^{-7}$	$4.55 \times 10^6$	0.0039
Titanium	$4.20 \times 10^{-7}$	$2.38 \times 10^6$	0.0038
Grain oriented electrical steel	$4.60 \times 10^{-7}$	$2.17 \times 10^6$	
Manganin	$4.82 \times 10^{-7}$	$2.07 \times 10^6$	0.000002
Constantan	$4.90 \times 10^{-7}$	$2.04 \times 10^6$	0.000008
Stainless steel <sup>[note 5]</sup>	$6.90 \times 10^{-7}$	$1.45 \times 10^6$	0.00094
Mercury	$9.80 \times 10^{-7}$	$1.02 \times 10^6$	0.0009
Nichrome <sup>[note 6]</sup>	$1.10 \times 10^{-6}$	$6.7 \times 10^5$	0.0004
GaAs	$1.00 \times 10^{-3}$ to $1.00 \times 10^8$	$1.00 \times 10^{-8}$ to $10^3$	
Carbon (amorphous)	$5.00 \times 10^{-4}$ to $8.00 \times 10^{-4}$	$1.25 \times 10^3$ to $2 \times 10^3$	-0.0005
Carbon (graphite) <sup>[note 7]</sup>	$2.50 \times 10^{-6}$ to $5.00 \times 10^{-6}$   basal plane $3.00 \times 10^{-3}$ ⊥basal plane	$2.00 \times 10^5$ to $3.00 \times 10^5$   basal plane $3.30 \times 10^2$ ⊥basal plane	
PEDOT:PSS	$2 \times 10^{-6}$ to $1 \times 10^{-1}$	$1 \times 10^1$ to $4.6 \times 10^5$	?
Germanium <sup>[note 8]</sup>	$4.60 \times 10^{-1}$	2.17	-0.048
Sea water <sup>[note 9]</sup>	$2.00 \times 10^{-1}$	4.80	
Swimming pool water <sup>[note 10]</sup>	$3.33 \times 10^{-1}$ to $4.00 \times 10^{-1}$	0.25 to 0.30	

Silicon <sup>[note 8]</sup>	$6.40 \times 10^2$	$1.56 \times 10^{-3}$	-0.075
Wood (damp)	$1.00 \times 10^3$ to $1.00 \times 10^4$	$10^{-4}$ to $10^{-3}$	
Deionized water <sup>[note 12]</sup>	$1.80 \times 10^5$	$5.50 \times 10^{-6}$	
Glass	$1.00 \times 10^{11}$ to $1.00 \times 10^{15}$	$10^{-15}$ to $10^{-11}$	?
Hard rubber	$1.00 \times 10^{13}$	$10^{-14}$	?
Wood (oven dry)	$1.00 \times 10^{14}$ to $1.00 \times 10^{16}$	$10^{-16}$ to $10^{-14}$	
Sulfur	$1.00 \times 10^{15}$	$10^{-16}$	?
Air	$1.30 \times 10^{14}$ to $3.30 \times 10^{14}$	$3 \times 10^{-15}$ to $8 \times 10^{-15}$	
Carbon (diamond)	$1.00 \times 10^{12}$	$\sim 10^{-13}$	
Fused quartz	$7.50 \times 10^{17}$	$1.30 \times 10^{-18}$	?
PET	$1.00 \times 10^{21}$	$10^{-21}$	?
Teflon	$1.00 \times 10^{23}$ to $1.00 \times 10^{25}$	$10^{-25}$ to $10^{-23}$	?



Stay Safe and Stay Healthy !

**End of Lecture 10**